Efficient Switching Activity Reduction Technique for Fault Tolerant Data Bus
نویسندگان
چکیده
In Deep-submicron (DSM) systems, the crosstalk effect on onchip data buses and interconnects dictates the overall performance and reliability of the highly integrated systems. In many digital processors and SoC the reliable transfer of the information over the data bus is crucial for the proper operation of a particular system. Hence ECC techniques are used on data buses for reliable transfer of the information. Employing the ECC on data buses eventually increases the switching activity that affects the power consumption and delay of the system. Reducing the power dissipation of the VLSI chip is one of the major challenges in the DSM technology. One of the best techniques to reduce the transitions is to use encode and decoder along with the ECC on the data bus. Hence an efficient switching activity reduction technique is proposed for fault tolerant data bus which can reduce the overall transitions. The proposed encoding technique reduces the switching activity by 18% to 22.5%. Its efficiency is 8% to 15% more compare to others encoding techniques. General Terms VLSI, Data bus, Reliable, transitions.
منابع مشابه
Fault Diagnosis and Fault-Tolerant SVPWM Technique of Six-phase Converter under Open-Switch Fault
In this paper, a new open-switch fault diagnosis method is proposed for the six-phase AC-DC converter based on the difference between the phase current and the corresponding reference using an adaptive threshold. The open-switch faults are detected without any additional equipment and complicated calculations, since the proposed fault detection method is integrated with the controller required ...
متن کاملAn Efficient Segmental Bus-Invert Coding Method for Instruction Memory Data Bus Switching Reduction
This paper presents a bus coding methodology for the instruction memory data bus switching reduction. Compared to the existing state-of-the-art multiway partial bus-invert (MPBI) coding which relies on data bit correlation, our approach is very effective in reducing the switching activity of the instruction data buses, since little bit correlation can be observed in the instruction data. Our ex...
متن کاملEnergy Efficient Array Initialization Using Loop Unrolling with Partial Gray Code Sequence
The present work introduces a software technique to reduce energy consumed by the address bus of the on-chip data memory. This is done by reducing switching activity on the address bus of the on-chip data memory, with the help of loop unrolling with partial Gray code sequence. The present work introduces the translation of a loop with array initialization to its loop unrolled version with parti...
متن کاملA unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise & delay on processor buses
In this paper we propose a coding scheme for general-purpose applications that can reduce power dissipation, crosstalk noise and crosstalk delay on the bus lines while simultaneously detecting errors at run time. The reduction in power dissipation can be achieved through reducing the bus switching activity. Not only is the switching activity in individual lines reduced but so is the coupling ac...
متن کاملReliability Analysis of Fault-Tolerant Bus-Based Interconnection Networks
Multi-processor systems need interconnection networks (INs) in order to make the connection among the processors, memory modules, and nodes. Bus interconnection network is the simplest and least expensive one among all the INs. Therefore, bus network is easily understood and preferred by manufactures for implementation. However, a bus network is inherently a non-fault tolerant and blocking netw...
متن کامل